EP20K100EBC356-3N

Programmable Logic Device (PLD), -2.0 to 7.0V, BGA, -25 to 25mA, Register-rich, look-up table (LUT-) based architecture

Rated 5 Rating 5 | reviews | Write a review

Price:: US $24.00~24.80 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $24.00~24.80

PartNumber:: EP20K100EBC356-3N

Brand:: Altera Corporation - ALTR | Pack: BGA | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. helen's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-11-28

From Other Seller

Part Number:EP20K100EBC356-3N
US $24.00 - 24.80
ad7716ap

US $1.13 - 1.13 / Piece
(0) Remove
LM64P101

US $240.00 - 300.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EP20K100EBC356-3N programmable logic device (PLD) family provide a low-cost alternative to high-volume gate array designs. The EP20K100EBC356-3N is based on the OptiFLEX architecture, which minimizes die size while maintaining high performance and routability. The EP20K100EBC356-3N is reprogrammable, and the EP20K100EBC356-3N is 100% tested prior to shipment.

Parametrics

EP20K100EBC356-3N absolute maximum ratings: (1)Supply voltage With respect to ground, VCC: -2.0 to 7.0V; (2)DC input voltage, VI: -2.0 to 7.0V; (3)DC output current, per pin, IOUT: -25 to 25mA; (4)Storage temperature No bias, TSTG: -65 to 150℃; (5)Ambient temperature Under bias, TAMB: -65 to 135℃; (6)Junction temperature PQFP, TQFP, and BGA packages, TJ: 135℃.

Features

EP20K100EBC356-3N features: (1)Register-rich, look-up table (LUT-) based architecture; (2)OptiFLEX architecture that increases device area efficiency; (3)Typical gates ranging from 5,000 to 24,000 gates; (4)Built-in low-skew clock distribution tree; (5)100% functional testing of all devices; (6)test vectors or scan chains are not required.