TMS320DM643AZNZ6

fixed-point DSP, QFP, highest-performance, -0.3 to 1.8 V, VLIW

Rated 5 Rating 5 | reviews | Write a review

Price:: US $25.00~26.40 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $25.00~26.40

PartNumber:: TMS320DM643AZNZ6

Brand:: Texas Instruments - TI | Pack: QFP | D/C: 11+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. helen's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-11-28

From Other Seller

Part Number:TMS320DM643AZNZ6
US $25.00 - 26.40
EKY-160ELL121MF11D

US $0.10 - 1.00 / Piece
(0) Remove
AT45DB161B-TU

US $1.00 - 2.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The TMS320DM643AZNZ6 DSP is the highest-performance fixed-point DSP generation in the TMS320C6000 DSP platform. The TMS320DM643AZNZ6 is based on the second-generation high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture (VelociTI.2) developed by Texas Instruments (TI), making these DSPs an excellent choice for digital media applications. The C64x is a code-compatible member of the C6000 DSP platform.

Parametrics

TMS320DM643AZNZ6 absolute maximum ratings: (1)Supply voltage ranges: CVDD: -0.3 to 1.8 V, DVDD: –0.3 V to 4 V; (2)Input voltage ranges: –0.3 V to 4 V; (3)Output voltage ranges: –0.3 V to 4 V; (4)Operating case temperature ranges, TC: (default) 0℃ to 90℃; (5)Storage temperature range, Tstg: –65℃ to 150℃; (6)Package Temperature Cycling: Temperature Range: –40℃ to 125℃, Number of Cycles: 500.

Features

TMS320DM643AZNZ6 features: (1)High-Performance Digital Media Processor: 2-, 1.67-ns Instruction Cycle Time, 500-, 600-MHz Clock Rate, Eight 32-Bit Instructions/Cycle, 4000, 4800 MIPS; (2)Instruction Set Features: Byte-Addressable (8-/16-/32-/64-Bit Data), 8-Bit Overflow Protection, Bit-Field Extract, Set, Clear; (3)L1/L2 Memory Architecture: 128K-Bit (16K-Byte) L1P Program Cache(Direct Mapped), 128K-Bit (16K-Byte) L1D Data Cache (2-Way Set-Associative).